72-Mbit QDR™-II SRAM 4-WordBurst ArchitectureCY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Cypress Semiconductor Corporation • 198 Champion Cour
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 10 of 31Application ExampleFigure 1 shows four QDR-II used
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 11 of 31Write Cycle Descriptions The write cycle descripti
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 12 of 31Write Cycle DescriptionsThe write cycle descriptio
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 13 of 31IEEE 1149.1 Serial Boundary Scan (JTAG)These SRAMs
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 14 of 31IDCODEThe IDCODE instruction loads a vendor-specif
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 15 of 31TAP Controller State DiagramThe state diagram for
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 16 of 31TAP Controller Block DiagramTAP Electrical Charact
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 17 of 31TAP AC Switching Characteristics Over the Operatin
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 18 of 31Identification Register Definitions Instruction Fi
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 19 of 31Boundary Scan Order Bit # Bump ID Bit # Bump ID Bi
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 2 of 31Logic Block Diagram (CY7C1511KV18)Logic Block Diagr
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 20 of 31Power Up Sequence in QDR-II SRAMQDR-II SRAMs must
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 21 of 31Maximum RatingsExceeding maximum ratings may impai
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 22 of 31IDD [21]VDD Operating Supply VDD = Max,IOUT = 0 mA
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 23 of 31CapacitanceTested initially and after any design o
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 24 of 31Switching Characteristics Over the Operating Range
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 25 of 31Output TimestCOtCHQVC/C Clock Rise (or K/K in sing
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 26 of 31Switching WaveformsFigure 5. Read/Write/Deselect
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 27 of 31Ordering Information The following table lists all
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 28 of 31250 CY7C1511KV18-250BZC 51-85180 165-Ball Fine Pit
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 29 of 31167 CY7C1511KV18-167BZC 51-85180 165-Ball Fine Pit
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 3 of 31Logic Block Diagram (CY7C1513KV18)Logic Block Diagr
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 30 of 31Package DiagramFigure 6. 165-Ball FBGA (13 x 15 x
Document Number: 001-00435 Rev. *E Revised March 30, 2009 Page 31 of 31QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 4 of 31Pin Configuration The pin configurations for CY7C15
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 5 of 31CY7C1513KV18 (4M x 18)1 2 3 4 5 6 7 8 9 10 11A CQ N
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 6 of 31Pin Definitions Pin Name I/O Pin DescriptionD[x:0]I
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 7 of 31CQ Echo Clock CQ Referenced with Respect to C. This
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 8 of 31Functional OverviewThe CY7C1511KV18, CY7C1526KV18,
CY7C1511KV18, CY7C1526KV18CY7C1513KV18, CY7C1515KV18Document Number: 001-00435 Rev. *E Page 9 of 31Single Clock ModeThe CY7C1511KV18 is used with a si
Kommentare zu diesen Handbüchern