
Chapter 3
Lab task 1 - Interfacing to the
Wishbone bus
3.1 Introduction
In this lab exercise you will get acquainted with the OR 1200 RISC processor and
particularly the Wishbone bus. You will do this by designing and interfacing two
modules, a UART and a performance counter module to the Wishbone bus.
OR1200
1
0
1
I/F
WB
Boot Monitor in ROM
RAM
2
stx_pad_o
srx_pad_i
Performance
Counters
Parallel Port
7
9
in_pad_i
out_pad_o
lab1.sv
clk_i rst_i
UARTI/F
Figure 3.1: The computer. The two gray modules will be designed by you.
Figure 3.1 depicts the computer that you are going to work with in this laboratory
exercise. You will have to:
1. modify your UART from the previous lab and interface it to the Wishbone bus.
The wishbone interface should be inser ted into lab1/lab1_uart_top.sv.
2. check the UART device drivers in the boot monitor. The driver is in this file
monitor/firmware/src/uartfun.c.
3. download and execute a benchmark program, that performs the DCT part of
JPEG compression on a small image in your RAM module.
29
Kommentare zu diesen Handbüchern