Cypress DCT-1D Betriebsanweisung Seite 55

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 82
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 54
Chapter 5
Lab task 3
5.1 DMA in the DCT Accelerator
In this lab we will improve the DCT accelerator by using DMA. You can find a speci-
fication on how to do DMA in wishbone in appendix B.
5.1.1 Proposed architecture
In this lab we will modify the DCT accelerator created in lab 2 to use DMA. In this
case the idea is that the DMA module will feed the DCT accelerator with data from
the s ystem memory but the CPU is still responsible for reading the data from the DCT
accelerator. This means that the changes in jpegfiles will be kept to a minimum.
The only changes will be to initialize the DMA as early as possible and to change
jpegfiles to not write data to the DCT accelerator.
There are of course a wide variety of ways to do this but we propose that the
accelerator should use the following interface:
0x9600_1800: SRCADDR, the address of the grayscale image we want to convert.
0x9600_1804: PITCH, the width of the image in bytes.
0x9600_1808: ENDBLOCK_X, the width of the image in macroblocks minus one.
0x9600_180c: ENDBLOCK_Y, the height of the image in macroblocks minus one.
0x9600_1810: CONTROL (When reading) Bit 0 indicates that the DMA is not idling, bit 1
indicates that a DCT operation for one block has been finished.
0x9600_1810: CONTROL (When writing) Writing a 1 to bit 0 starts the DMA FSM whereas
writing a 1 to bit 1 tells the accelerator that the processor has read the result of
one block and the DMA accelerator may proceed with the next block.
55
Seitenansicht 54
1 2 ... 50 51 52 53 54 55 56 57 58 59 60 ... 81 82

Kommentare zu diesen Handbüchern

Keine Kommentare