Bibliography
[1] Xilinx Virtex-II Development Kit, www.avnet.com
[2] Communications/Memory Module User’s Guide, www.avnet.com
[3] Per Karlström,Mikael Andersson: Parallel JPEG Processing with a Hardware
Accelerated DSP Processor, LITH-ISY-EX -3548-20004
[4] Loeffler,Ligtenberg and Moschytz: Practical Fast 1-D DCT Algorithms with 11
Multiplications, ICASSP-89, pp. 988-991
[5] Virtex-II Platform FPGAs:Complete Data Sheet, www.xilinx.com
[6] OpenRISC 1000 Architecture Manual, www.opencores.org
[7] Lampret,D: OpenRISC 1200 IP Core Specification, www.opencores.org
[8] OpenRISC 1200 RISC/DSP Core, www.opencores.org
[9] WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP
Cores, www.opencores.org
[10] Mohor,I: Ethernet IP Core Specification, www.opencores.org
[11] Herveille, R: VGA/LCD Core v2.0 Specifications, www.opencores.org
[12] Wiklund, D: DVGA Core Specifications v1.0,
http://www.da.isy.liu.se/courses/tsea02
[13] Gorban, J: UART IP Core Specification, www.opencores.org
[14] Miano, J: Compressed Image File Formats: JPEG, PNG, GIF, XBM, BMP,
Addison-Wesley, 1994
[15] Sandeep, S: GCC-Inline-Assembly-HOWTO,
http://www.ibiblio.org/gferg/ldp/GCC-Inline-Assembly-HOWTO.html
[16] FSF: GCC Manual, Extended Asm,
http://gcc.gnu.org/onlinedocs/gcc-3.2.3/gcc/Extended-
Asm.html#Extended%20Asm
[17] ITU T.81: JPEG compression, http://www.w3.org/Graphics/JPEG/itu-t81.pdf
[18] JFIF File Format: JFIF specification, http://www.w3.org/Graphics/JPEG/jfif3.pdf
71
Kommentare zu diesen Handbüchern